Low Noise CMOS Temperature Sensor with On-Chip Digital Calibration
- 주제(키워드) temperature sensor , bandgap reference , on-chip calibration
- 주제(기타) Instruments & Instrumentation
- 주제(기타) Materials Science, Multidisciplinary
- 등재 SCIE, SCOPUS
- 발행기관 MYU, SCIENTIFIC PUBLISHING DIVISION
- 발행년도 2017
- 총서유형 Journal
- 회의명 International Multi-Conference on Engineering and Technology Innovation (IMETI)
- 개최지 Taichung, TAIWAN
- 일자 42671
- URI http://www.dcollection.net/handler/ewha/000000162161
- 본문언어 영어
- Published As http://dx.doi.org/10.18494/SAM.2017.1550
초록/요약
In this paper, we present a low-noise CMOS temperature sensor with an on-chip digital calibration circuit. The low-voltage bandgap reference circuit is designed to generate current proportional to absolute temperature (PTAT) using a parasitic NPN bipolar junction transistor (BIT). To adjust the output offset and gain of the temperature sensing core, an additional calibration stage based on the differential to the single amplifier (D2S) using a differential difference amplifier (DDA) is designed. A calibration circuit with low power and small size can be implemented using the D2S. Also because of the D2S, the conventional multistage offset and gain calibration circuits can be reduced to a single-stage circuit. The analog output is converted to a digital output using a 12-bit successive approximation register (SAR) analog-to-digital converter (ADC). A coarse calibration with 5-bit resolution is performed in the analog domain using a DDA-based calibration circuit, and a fine calibration using a 16-bit arithmetic engine is performed in the digital domain. The temperature sensor IC is implemented using a CMOS 0.18 mu m process with an active area of 0.2216 mm(2). The power consumption is 48.6 mu W with a 1.8 V supply. The IC can measure temperatures from 10 to 60 degrees C. The measured gain is 28.36 mV/degrees C. The input-referred temperature noise is measured to be 0.26 degrees C-RMS with a 200 Hz bandwidth.
more