Design Considerations of Linear Algebra Processor for Wearable Brain-Computer Interface System
- 주제(키워드) Brain-Computer Interface (BCI) , Linear algebra processor , System-on-a-chip , Target identification
- 주제(기타) 반도체
- 설명문(URI) https://www.kci.go.kr/kciportal/ci/sereArticleSearch/ciSereArtiView.kci?sereArticleSearchBean.artiId=ART002732974
- 등재 KCI등재후보
- 발행기관 한국과학기술원 반도체설계교육센터
- 발행년도 2021
- URI http://www.dcollection.net/handler/ewha/000000182832
- 본문언어 영어
초록/요약
– In this paper, we introduced design considerations of a wearable brain-computer interface (BCI) that performs a target identification algorithm based on linear algebra. Steady-state visual evoked potential (SSVEP) based wearable BCI have been studied to enable paralyzed patients to communicate with others. However, performance indicators such as target identification accuracy and the information transfer rate (ITR) still need to be further improved for wearable devices. This paper discusses several considerations for designing algorithms and linear algebra accelerating hardware. In the case of target identification algorithms, a signal binarization technique and candidate reduction technique which are proposed in the previous works can be considered in single-channel SSVEP-based software implementations and multi-channel SSVEP processing in hardware to reduce computational complexity, respectively. For hardware architecture design, we introduced architectural considerations of processing element array that can effectively perform various linear algebra operations.
more